In this paper, we design a self-shrinking scheme which combines a feedback with carry shift register and the self-shrinking generator, based on A. Kanso PhD study. We calculated the period of the designed algorithm. The key gamma is statistically tested with NIST test suite.
Introduction
Self-shrinking generators based on feedback with carry shift registers (FCSRs) are important part of the pseudorandom bit generator investigations.
In [8] a self-shrinking rule is applied on FCSR. A new self-shrinking variant of pseudorandom bit generation is presented in [9] . In [10] a novel self-shrinking cryptographic generator is developed. New self-shrinking rule applied to p-adic feedback with carry shift register is constructed in [11] , and improved cryptanalysis is presented in [7] . A novel FCSR-based generalized self-shrinking stream sequence generator is proposed in [3] . The cryptographic characteristics of the FCSR-based self-shrinking sequence are studied in [12] .
In this paper, we design a self-shrinking scheme which combines a feedback with carry shift register and the self-shrinking generator, based on A. Kanso PhD study [4] . The result of the analysis shows that the properties of the output bits are like randomly generated physical phenomena.
Feedback with Carry Shift Registers
In this section we refer to works of [2] and [5] .
The feedback with carry shift register is a shift register with an additional memory m, Figure 1 . Let us fix an odd positive integer q ∈ Z, called connection integer, and let r = log 2 (q + 1) (where denotes the integral part). We write q = q 1 2 + q 2 2 2 + · · · + q r 2 r − 1 for binary representation of the integer q + 1 (so q r = 1). The feedback taps are given by the numbers from q 1 to q r . The shift array uses log 2 (r) additional bits of memory, denoted initially m n−1 , and r elements, denoted by a n−1 , a n−2 , . . . , a n−r+1 , a n−r . On every clock the shift array forms the integer sum
and shifts the contents one step to the right, outputting the rightmost bit a n−r . Then it assigns a n = σ n (mod 2) into the leftmost cell of the shift register and replaces the memory integer m n−1 with m n = σ n /2 . a n-1 a n-2 a n-r+1 a n-r m n-1 The output stream a = (a 0 , a 1 , a 2 . . . ) is strictly periodic under the following conditions [5] :
• q is prime number of r + 1 bits.
• 2 is primitive root modulo q.
• q = 2d + 1, where d is a prime number.
• The Hamming weight of the binary representation of q is wt(q) > r/2.
3 Self-shrinking Bit Generation Algorithm Based on Feedback with Carry Shift Register
The designed self-shrinking algorithm is inspired by the self-shrinking algorithm in A. Kanso PhD study [4] . In our scheme we substitute the linear feedback shift register with the advanced feedback with carry shift register, R 0 . The proposed algorithm consists of the following steps:
Step 1:
The initial values q 1 , q 2 , . . . , q r , m r−1 , and a bit stream limit L are determined.
Step 2: The feedback with carry shift register R 0 is clocked for L 1 ≥ 4r times.
Step 3: The clock of the R 0 continues, and if the current output bit a i = 1, the bit a i+1 produces part of the output gamma.
Step 4: Return to Step 3 until the bit stream limit L is reached.
The designed bit generator is implemented in C++, using the following initial values: r = 129, q = 493877400643443608888382048200783943827 [1] , m r−1 = 0.
Security Analysis
Let s = (s 0 , s 1 , s 2 . . . ) is the key gamma generated from the proposed algorithm by using feedback with carry shift register with connection integer q = 2d + 1 under the conditions from Section 2. Because of the balanced output from R 0 the period of the key gamma is d.
The NIST test suite [6] includes 15 statistical tests. 1, 000, 000, 000 bits were generated using the proposed pseudorandom bit generation algorithm. The results of the tests are given in 
Conclusion
We have designed pseudorandom generation algorithm based on self-shrinking principle and feedback with carry shift register. Based on the detailed analysis the novel scheme has perfect characteristics for cryptographic modules.
